View MC-45V8AB641KF-A75_8623098.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

the information in this document is subject to change without notice. before using this document, please confirm that this is the latest version. not all devices/types available in every country. please check with local nec representative for availability and additional information. ? 1999 mos integrated circuit mc-45v8ab641 data sheet the mark ? ? ? ? shows major revised points. document no. m14619ej2v0ds00 (2nd edition) date published june 2000 ns cp (k) printed in japan 8m-word by 64-bit virtualchannel tm synchronous dynamic ram module unbuffered type description the mc-45v8ab641 is a 8,388,608 words by 64 bits virtualchannel synchronous dynamic ram module on which 4 pieces of 128m virtualchannel sdram : m pd45125161 are assembled. this module provides high density and large quantities of memory in a small space without utilizing the surface- mounting technology on the printed circuit board. decoupling capacitors are mounted on power supply line for noise reduction. features 8,388,608 words by 64 bits organization clock frequency and access time from clk part number read clock access maximum supply current ma latency frequency time operating refresh mhz (max.) from clk ns (max.) prefetch restore channel read / write (burst) auto self mc-45v8ab641kfa-a75 2 133 5.4 600 300 920 8 mc-45v8ab641kfa-a10 100 6 520 300 880 fully standard synchronous dynamic ram, with all signals referenced to a positive clock edge dual internal banks controlled by ba0 (bank select) programmable wrap sequence (sequential / interleave) programmable burst length (1, 2, 4, 8 and 16) read latency (2) prefetch read latency (4) auto precharge and without auto precharge auto refresh and self refresh single 3.3 v 0.3 v power supply interface: lvttl refresh cycle: 4k cycles/64 ms 168-pin dual in-line memory module (pin pitch = 1.27 mm) unbuffered type serial pd ? ? ? ?
data sheet m14619ej2v0ds00 2 mc-45v8ab641 ordering information part number clock frequency mhz (max.) read latency prefetch read latency package mounted devices mc-45v8ab641kfa-a75 133 2 4 168-pin dual in-line 4 pieces of m pd45125161g5 memory module (socket type) (10.16 mm (400) tsop (ii)) mc-45v8ab641kfa-a10 100 edge connector : gold plated 25.53 mm height ?
data sheet m14619ej2v0ds00 3 mc-45v8ab641 pin configuration 168-pin dual in-line memory module socket type (edge connector: gold plated) 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 v ss dq32 dq33 dq34 dq35 vcc dq36 dq37 dq38 dq39 dq40 v ss dq41 dq42 dq43 dq44 dq45 vcc nc v ss nc nc vcc /cas dqmb4 dqmb5 nc /ras v ss a1 a3 a5 a7 a9 ba0 (a13) a11 vcc clk1 nc v ss cke0 nc dqmb6 dqmb7 nc vcc nc nc nc nc v ss dq48 dq49 dq50 dq51 vcc dq52 nc nc nc v ss dq53 dq54 dq55 v ss dq56 dq57 dq58 dq59 vcc dq60 dq61 dq62 dq63 v ss clk3 nc sa0 sa1 sa2 vcc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 v ss dq0 dq1 dq2 dq3 vcc dq4 dq5 dq6 dq7 dq8 v ss dq9 dq10 dq11 dq12 dq13 vcc dq14 dq15 nc nc v ss nc nc vcc /we dqmb0 dqmb1 /cs0 nc v ss a0 a2 a4 a6 a8 a10 a12 vcc vcc clk0 v ss nc /cs2 dqmb2 dqmb3 nc vcc nc nc nc nc v ss dq16 dq17 dq18 dq19 vcc dq20 nc nc nc v ss dq21 dq22 dq23 v ss dq24 dq25 dq26 dq27 vcc dq28 dq29 dq30 dq31 v ss clk2 nc wp sda scl vcc dq46 dq47 nc a0 - a12 : address inputs [row: a0 - a12, column: a0 - a6] ba0 (a13) : virtualchannel sdram bank select dq0 - dq63 : data inputs/outputs clk0 - clk3 : clock input cke0 : clock enable input /cs0, /cs2 : chip select input /ras : row address strobe /cas : column address strobe /we : write enable dqmb0 - dqmb7 : dq mask enable sa0 - sa2 : address input for eeprom sda : serial data i/o for pd scl : clock input for pd v cc : power supply v ss : ground wp : write protect nc : no connection /xxx indicates active low si gnal.
data sheet m14619ej2v0ds00 4 mc-45v8ab641 block diagram /cs0 d1 /cs dq 0 dq 1 dq 2 dq 3 dq 4 dq 5 dq 6 dq 7 d2 dq 8 dq 9 dq 10 dq 11 dq 12 dq 13 dq 14 dq 15 dq 0 dq 1 dq 2 dq 3 dq 4 dq 5 dq 6 dq 7 d5 dq 1 dq 2 dq 3 dq 4 dq 5 dq 6 dq 7 dq 0 dqmb 0 dqmb 1 dqmb 3 dqmb 2 dqmb 5 ldqm /cs2 dqmb 7 dqmb 4 dqmb 6 /cs /cs udqm ldqm udqm ldqm udqm ldqm udqm dq 8 dq 9 dq 10 dq 11 dq 12 dq 13 dq 14 dq 15 dq 8 dq 9 dq 10 dq 11 dq 12 dq 13 dq 14 dq 15 dq 8 dq 9 dq 10 dq 11 dq 12 dq 13 dq 14 dq 15 dq 7 dq 6 dq 5 dq 4 dq 3 dq 2 dq 1 dq 0 dq 32 dq 33 dq 34 dq 35 dq 36 dq 38 dq 37 dq 39 dq40 dq41 dq42 dq43 dq44 dq45 dq46 dq47 dq15 dq14 dq13 dq12 dq11 dq10 dq9 dq8 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63 dq31 dq30 dq29 dq28 dq27 dq26 dq25 dq24 /we d4 dq 1 dq 2 dq 3 dq 4 dq 5 dq 6 dq 7 dq 0 /cs /we /we /we /we a0 - a12 a0 - a12 : d1, d2, d4, d5 ba0 a13 : d1, d2, d4, d5 serial pd scl sda a0 a1 a2 sa0 sa1 sa2 wp 47 k w /ras /ras : d1, d2, d4, d5 /cas /cas : d1, d2, d4, d5 cke0 cke : d1, d2, d4, d5 v cc d1, d2, d4, d5 d1, d2, d4, d5 ss v c clk1, clk3 10 pf clk2 clk : d4, d5 15 pf clk0 clk : d1, d2 10 pf+3.3 pf remarks 1. the value of all resistors is 10 w except wp. 2. d1,d2,d4,d5: m pd45125161 (4m words 16 bits 2 banks)
data sheet m14619ej2v0ds00 5 mc-45v8ab641 electrical specifications all voltages are referenced to v ss (gnd). after power up, wait more than 100 m s and then, execute power on sequence and auto refresh before proper device operation is achieved. absolute maximum ratings parameter symbol condition rating unit voltage on power supply pin relative to gnd v cc C0.5 to +4.6 v voltage on input pin relative to gnd v t C0.5 to +4.6 v short circuit output current i o 50 ma power dissipation p d 4w operating ambient temperature t a 0 to +70 c storage temperature t stg C55 to +125 c caution exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. the device is not meant to be operated under conditions outside the limits described in the operational section of this specification. exposure to absolute maximum rating conditions for extended periods may affect device reliability. recommended operating conditions parameter symbol condition min. typ. max. unit supply voltage v cc 3.0 3.3 3.6 v high level input voltage v ih 2.0 v cc + 0.3 v low level input voltage v il - 0.3 +0.8 v operating ambient temperature t a 070 c capacitance (t a = 25 c, f = 1 mhz) parameter symbol test condition min. typ. max. unit input capacitance c i1 a0 - a12, ba0 (a13), /ras, /cas, /we 22 40 pf c i2 clk0, clk2 24 40 c i3 cke0 22 40 c i4 /cs0, /cs2 12 20 c i5 dqmb0 - dqmb7 7 13 data input/output capacitance c i/o dq0 - dq63 7 13 pf
data sheet m14619ej2v0ds00 6 mc-45v8ab641 dc characteristics (recommended operating conditions unless otherwise noted) parameter symbol test condition grade min. max. unit notes operating current (prefetch i cc1 pt rc 3 t rc (min.) -a75 600 ma 1 mode at one bank active) prefetch is executed one time during t rc . -a10 520 operating current (restore i cc1 rt rc 3 t rc (min.) -a75 600 ma 1 mode at one bank active) -a10 520 precharge standby current i cc2 p cke v il (max.) , t ck = 15 ns 4.8 ma in power down mode i cc2 ps cke v il (max.) , t ck = 4.8 precharge standby current i cc2 ncke 3 v ih (min.) , t ck = 15 ns, /cs 3 v ih (min.) ,80ma in non power down mode input signals are changed one time during 30 ns. i cc2 ns cke 3 v ih (min.) , t ck = , input signals are stable. 40 active standby current in i cc3 p cke v il (max.) , t ck = 15 ns 24 ma power down mode i cc3 ps cke v il (max.) , t ck = 24 active standby current in i cc3 ncke 3 v ih (min.) , t ck = 15 ns, /cs 3 v ih (min.) , 120 ma non power down mode input signals are changed one time during 30 ns. i cc3 ns cke 3 v ih (min.) , t ck = , input signals are stable. 80 operating current i cc4 t ck 3 t ck (min.) , i o = 0 ma -a75 300 ma 2 (burst mode) background : precharge standby -a10 300 auto refresh current i cc5 t rcf 3 t rcf (min.) -a75 920 ma 3 -a10 880 self refresh current i cc6 cke 0.2 v-a758ma -a10 8 input leakage current i i (l) v i = 0 to 3.6 v, all other pins not under test = 0 v C4 +4 m a output leakage current i o (l) d out is disabled, v o = 0 to 3.6 v C1.5 +1.5 m a high level output voltage v oh i o = C 4.0 ma 2.4 v low level output voltage v ol i o = + 4.0 ma 0.4 v notes 1. i cc1 depends on output loading and cycle rates. specified values are obtained with the output open. in addition to this, i cc1 is measured on condition that addresses are changed only one time during t ck (min.) . 2 .i cc4 depends on output loading and cycle rates. specified values are obtained with the output open. in addition to this, i cc4 is measured on condition that addresses are changed only one time during t ck (min.) . 3. i cc5 is measured on condition that addresses are changed only one time during t ck (min.) . ? ? ? ? ?
data sheet m14619ej2v0ds00 7 mc-45v8ab641 ac characteristics (recommended operating conditions unless otherwise noted) test conditions ac measurements assume t t = 1 ns. reference level for measuring timing of input signals is 1.4 v. transition times are measured between v ih and v il . if t t is longer than 1 ns, reference level for measuring timing of input signals is v ih (min.) and v il (max.) . an access time is measured at 1.4 v. t ck t s t h t ds valid valid valid valid valid t ac hi-z hi-z t ac t lz t oh t hz t dh t ds t dh t ch t cl clk (input) command address dqm data (input) data (output) cke t cks t ckh t ck t cl
data sheet m14619ej2v0ds00 8 mc-45v8ab641 ac characteristics parameter symbol -a75 -a10 unit note min. max. min. max. clock cycle time t ck2 7.5 - 10 - ns access time from clk t ac2 - 5.4 - 6ns1 clk high level width t ch 2.5 - 3 - ns clk low level width t cl 2.5 - 3 - ns data-out hold time t oh 2.7 - 3 - ns 1 data-out low-impedance time t lz 0 - 0 - ns data-out high-impedance time t hz2 2.5 5.4 3 6 ns data-in setup time t ds 1.5 - 2 - ns data-in hold time t dh 0.8 - 1 - ns address, command, dqm setup time t s 1.5 - 2 - ns address, command, dqm hold time t h 0.8 - 1 - ns cke setup time t cks 1.5 - 2 - ns cke hold time t ckh 0.8 - 1 - ns cke setup time (power down exit) t cksp 1.5 - 2 - ns transition time t t 0.530130ns refresh time (4,096 refresh cycle) t ref - 64 - 64 ms mode register set cycle time t rsc 2 - 2 - clk note 1. output load. output z = 50 w 50 pf ? ? ? ?
data sheet m14619ej2v0ds00 9 mc-45v8ab641 ac characteristics (background to background operation) parameter symbol -a 75 -a10 unit notes min. max. min. max. same bank operation act to act/ref command period t rc 67.5 - 80 - ns ref to ref/ act command period t rcf 67.5 - 90 - ns act to pre command period t ras 52.5 120,000 60 120,000 ns pre to act / ref command period t rp 20 - 20 - ns act to pfc/pfca command delay time t apd 15 - 20 - ns act to pfr command delay time (prefetch read operation) t aprd 15 - 20 - ns pfc to pre command delay time t ppl 22.5 - 30 - ns pfca / pfr to act/ref command delay time t pal 45 - 50 - ns rst / rsta to act(r) note1 command delay time t rad 7.5301040ns2 same, other bank operation act(r) note1 to pfc/pfca/pfr command delay time t rpd 37.5 - 40 - ns pfc to pfc / pfca command delay time t ppd 22.5 - 30 - ns other bank operation act to act/act(r) or act(r) to act command delay time t rrd 15 - 20 - ns act(r) to act(r) command delay time t rrdr 30 - 40 - ns pfc /pfca to rst /rsta command delay time t prd 22.5 - 30 - ns notes 1. act (r) command is act command after rst command. 2. the another background operation and same channel foreground operation are illegal while t rad period.
data sheet m14619ej2v0ds00 10 mc-45v8ab641 ac characteristics (foreground to foreground operation) parameter symbol -a75 -a10 unit note min. max. min. max. read/write to read/write command delay time t ccd 7.5 - 10 - ns ac characteristics (background to foreground operation) (after same channel prefetch/restore) parameter symbol -a75 -a10 unit note min. max. min. max. pfc/pfca to read/write command delay time t pcd 15 - 20 - ns act(r) to read/write command delay time t rcd 30 - 40 - ns 1 note 1. act (r) command is act command after rst command.
data sheet m14619ej2v0ds00 11 mc-45v8ab641 serial pd (1/2) byte no. function described hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 notes 0 defines the number of bytes written into serial pd memory 80h 1 0 0 0 0 0 0 0 128 bytes 1 total number of bytes of serial pd memory 08h 0 0 0 0 1 0 0 0 256 bytes 2 fundamental memory type 08h 0 0 0 0 1 0 0 0 vc sdram 3 number of row addresses 0dh 0 0 0 0 1 1 0 1 13 rows 4 number of column addresses 07h 0 0 0 0 0 1 1 1 7 columns 5 number of banks 01h 0 0 0 0 0 0 0 1 1 bank 6 data width 40h 0 1 0 0 0 0 0 0 64 bits 7 data width (continued) 00h 0 0 0 0 0 0 0 0 0 8 voltage interface standard 01h 0 0 0 0 0 0 0 1 lvttl 9 read latency (/cas latency) = 2 -a75 75h 0 1 1 1 0 1 0 1 7.5 ns cycle time -a10 a0h 1 0 1 0 0 0 0 0 10 ns 10 read latency (/cas latency) = 2 -a75 54h 0 1 0 1 0 1 0 0 5.4 ns access time -a1060h011000006 ns 11 dimm configuration type 00h 0 0 0 0 0 0 0 0 none 12 refresh rate / type 80h 1 0 0 0 0 0 0 0 normal 13vc sdram width 10h00010000 16 14 error checking sdram width 00h 0 0 0 0 0 0 0 0 none 15 minimum clock delay 01h 0 0 0 0 0 0 0 1 1 clock 16 burst length supported 1fh 0 0 0 1 1 1 1 1 1, 2, 4, 8, 16 17 number of banks on each vc sdram 02h 0 0 0 0 0 0 1 0 2 banks 18 read latency (/cas latency) supported 02h 0 0 0 0 0 0 1 0 2 19 /cs latency supported 01h 0 0 0 0 0 0 0 1 0 20 /we latency supported 01h 0 0 0 0 0 0 0 1 0 21 vc sdram module attributes 00h 0 0 0 0 0 0 0 0 22 vc sdram device attributes : general 0eh 0 0 0 0 1 1 1 0 23-26 00h 0 0 0 0 0 0 0 0 27 t rp (min.) -a75 14h 0 0 0 1 0 1 0 0 20 ns -a10 14h 0 0 0 1 0 1 0 0 20 ns 28 t rrd (min.) -a75 0fh 0 0 0 0 1 1 1 1 15 ns -a10 14h 0 0 0 1 0 1 0 0 20 ns 29 t apd (min.) -a75 0fh 0 0 0 0 1 1 1 1 15 ns -a10 14h 0 0 0 1 0 1 0 0 20 ns 30 t ras (min.) -a75 34h 0 0 1 1 0 1 0 0 52.5 ns -a10 3ch 0 0 1 1 1 1 0 0 60 ns ? ?
data sheet m14619ej2v0ds00 12 mc-45v8ab641 (2/2) byte no. function described hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 notes 31 module bank density 10h 0 0 0 1 0 0 0 0 64m bytes 32 address and command signal -a75 15h 0 0 0 1 0 1 0 1 1.5 ns input setup time -a10 20h 0 0 1 0 0 0 0 0 2 ns 33 address and command signal -a75 08h 0 0 0 0 1 0 0 0 0.8 ns input hold time -a10 10h 0 0 0 1 0 0 0 0 1 ns 34 data signal input setup time -a75 15h 0 0 0 1 0 1 0 1 1.5 ns -a10 20h 0 0 1 0 0 0 0 0 2 ns 35 data signal input hold time -a75 08h 0 0 0 0 1 0 0 0 0.8 ns -a10 10h 0 0 0 1 0 0 0 0 1 ns 36 prefetch read latency -a75 04h 0 0 0 0 0 1 0 0 4 clocks -a1004h000001004 clocks 37 t pcd (min.) -a75 0fh 0 0 0 0 1 1 1 1 15 ns -a10 14h 0 0 0 1 0 1 0 0 20 ns 38 number of segment addresses 02h 0 0 0 0 0 0 1 0 2 bits 39 number of channels 04h 0 0 0 0 0 1 0 0 16 40 depth of channels 07h 0 0 0 0 0 1 1 1 128 bits 41-61 62 spd revision 02h 0 0 0 0 0 0 1 0 2.0 63 checksum for bytes 0 - 62 -a75 45h 0 1 0 0 0 1 0 1 -a10b9h10111001 64-71 manufactures jedec id code 72 manufacturing location 73-90 manufactures p/n 91-92 revision code 93-94 manufacturing date 95-98 assembly serial number 99-125 mfg specific timing charts please refer to the m m m m pd45125421, 45125821, 45125161 data sheet (m14412e). ? ?
data sheet m14619ej2v0ds00 13 mc-45v8ab641 package drawing 168 pin dual in-line module (socket type) r j h d q detail of b part d2 p d1 a (optional holes) s y z detail of a part w x v g i b item millimeters b a d 6.35 0.05 c 36.83 0.05 d1 2.0 0.10 133.35 11.43 0.05 d2 g 6.35 0.05 e 54.61 0.05 h 1.27 (typ) i 8.89 3.125 0.125 j x 2.54 0.10 24.495 y z 3.0 min. 3.0 min. k 42.18 l 17.78 m a1 133.35 0.13 m1 5.62 m2 19.78 n 2.8 max. p 1.0 0.10 q r2.0 s t v 0.2 0.15 r 4.0 0.10 25.4 0.13 w 1.0 0.05 3.0 f 1.27 0.1 a (area b) e c k b a1 (area a) l u 4.0 min. u t n m m2 (area a) m1 (area b)
data sheet m14619ej2v0ds00 14 mc-45v8ab641 revision history edition / page description date this edition previous edition type of edition location 1st edition / --- - dec.1999 2nd edition / p.1 p.1 deletion read latency = 1 jun. 2000 prefetch read latency = 2 p.2 p.2 read latency = 1 p.6 p.6 p.8 p.8 modification t t (-a75(min.)) p.11 p.11 modification byte no. 18 deletion byte no. 23, 24 p.12 p.12 modification byte no. 63
data sheet m14619ej2v0ds00 15 mc-45v8ab641 notes for cmos devices 1 precaution against esd for semiconductors note: strong electric field, when exposed to a mos device, can cause destruction of the gate oxide and ultimately degrade the device operation. steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. environmental control must be adequate. when it is dry, humidifier should be used. it is recommended to avoid using insulators that easily build static electricity. semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. all test and measurement tools including work bench and floor should be grounded. the operator should be grounded using wrist strap. semiconductor devices must not be touched with bare hands. similar precautions need to be taken for pw boards with semiconductor devices on it. 2 handling of unused input pins for cmos note: no connection for cmos device inputs can be cause of malfunction. if no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. cmos devices behave differently than bipolar or nmos devices. input levels of cmos devices must be fixed high or low by using a pull-up or pull-down circuitry. each unused pin should be connected to v dd or gnd with a resistor, if it is considered to have a possibility of being an output pin. all handling related to the unused pins must be judged device by device and related specifications governing the devices. 3 status before initialization of mos devices note: power-on does not necessarily define initial status of mos device. production process of mos does not define the initial operation status of the device. immediately after the power source is turned on, the devices with reset function have not yet been initialized. hence, power-on does not guarantee out-pin levels, i/o settings or contents of registers. device is not initialized until the reset signal is received. reset operation must be executed immediately after power-on for devices having reset function.
mc-45v8ab641 virtualchannel is a trademark of nec corporation. caution for handling memory modules when handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ic, chip capacitors and chip resistors. it is necessary to avoid undue mechanical stress on these components to prevent damaging them. when re-packing memory modules, be sure the modules are not touching each other. modules in contact with other modules may cause excessive mechanical stress, which may damage the modules. m8e 00. 4 the information in this document is current as of june, 2000. the information is subject to change without notice. for actual design-in, refer to the latest publications of nec's data sheets or data books, etc., for the most up-to-date specifications of nec semiconductor products. not all products and/or types are available in every country. please check with an nec sales representative for availability and additional information. no part of this document may be copied or reproduced in any form or by any means without prior written consent of nec. nec assumes no responsibility for any errors that may appear in this document. nec does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of nec semiconductor products listed in this document or any other liability arising from the use of such products. no license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of nec or others. descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. the incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. nec assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. while nec endeavours to enhance the quality, reliability and safety of nec semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. to minimize risks of damage to property or injury (including death) to persons arising from defects in nec semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features. nec semiconductor products are classified into the following three quality grades: "standard", "special" and "specific". the "specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. the recommended applications of a semiconductor product depend on its quality grade, as indicated below. customers must check the quality grade of each semiconductor product before using it in a particular application. "standard": computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots "special": transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) "specific": aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc. the quality grade of nec semiconductor products is "standard" unless otherwise expressly specified in nec's data sheets or data books, etc. if customers wish to use nec semiconductor products in applications not intended by nec, they must contact an nec sales representative in advance to determine nec's willingness to support a given application. (note) (1) "nec" as used in this statement means nec corporation and also includes its majority-owned subsidiaries. (2) "nec semiconductor products" means any semiconductor product developed or manufactured by or for nec (as defined above).

▲Up To Search▲

Price & Availability of MC-45V8AB641KF-A75

	To Download MC-45V8AB641KF-A75 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .